Verilog Sequential Multiplier

[GitHub Repo]